We are very early in our journey...

Applications Closed

The deadline for this position has passed. Don't worry—we found similar active jobs for you.

View Other National Institute of Technology, Uttarakhand Jobs
National Institute of Technology, Uttarakhand
Feb. 23, 2026

NATIONAL INSTITUTE OF TECHNOLOGY, UTTARAKHAND Recruitment 2026: 01 Junior Research Fellow / Research Associate Vacancy

Vacancies
01
Pay Scale
Fellowship from Rs. 38,000 to Rs. 67,000 per month + HRA
Age Limit
Preferably below 35 Years

Important Dates

Published

Jan. 30, 2026

2

Starts

Jan. 30, 2026

3

Deadline

Feb. 23, 2026

4

Exam Date

Feb. 23, 2026

More Jobs from National Institute of Technology, Uttarakhand

View All Jobs

Job Analysis

AI-generated insights

Best-Fit Profile

This role is ideal for highly qualified individuals holding an M.E./M.Tech./M.S. (with mandatory GATE/NET) or a Ph.D. in specialized fields such as Electronics and Communication Engineering, Biomedical Engineering, Digital Signal Processing, or allied areas. Candidates with a strong research background in VLSI design, signal processing for EEG, machine learning algorithms, and related tools (Python/MATLAB, FPGA, EDA) are particularly well-suited. The position is best for those seeking temporary, project-based research opportunities in a cutting-edge domain within a Central Government institution.

Important Considerations

Candidates who do not possess the specified postgraduate degrees (M.E./M.Tech./M.S./Ph.D.) or lack the mandatory GATE/NET qualification for the JRF position should not apply. Individuals without at least three years of relevant research experience for the Research Associate roles, including a SCI/SCIE journal publication, will not be suitable. This is a temporary, project-based appointment, so those seeking permanent government employment or unwilling to attend a walk-in interview in Srinagar Garhwal (hybrid mode) should also consider other opportunities.

Career Impact

NIT Uttarakhand is a Central Government Technical Institution, providing a reputable platform for advanced research. This specific project, 'VLSI Design and Implementation of Imagined Speech based Neuroprosthesis,' funded by MeiTY under the Chips to Startup (C2S) Programme, signifies involvement in a project of national importance and cutting-edge interdisciplinary research. While the positions are temporary, they offer invaluable experience in a specialized, high-demand field, significantly enhancing one's research profile and opening avenues for future career progression in academia, R&D, or specialized industries.

Note: This is a helpful, AI-generated overview designed to save you time. Always refer to the official PDF notification for complete and final details.

Eligibility Criteria

Educational Qualification

  • For Junior Research Fellow: M.E./M.Tech./M.S. in Electronics and Communication Engineering, Biomedical Engineering, Digital Signal Processing, Signal Processing, or allied areas, with a minimum of 1st class in both B.E./B.Tech. and M.E./M.Tech. Additionally, GATE/NET qualification is mandatory.
  • For Research Associate - I/II/III: Ph.D. in Microelectronics & VLSI Design or Signal Processing, OR M.E./M.Tech. with 3 years of research experience and at least one research paper in a SCI/SCIE Journal. Specialization required in Design and Development of Instrumentation Amplifier for EEG Signal Acquisition or FPGA implementation of EEG Signal Processing, Machine Learning, and Deep Learning Algorithms.

Age Limit Details

For the Junior Research Fellow position, the age is preferably below 35 years.

Check Your Age Eligibility

Salary & Pay Scale

DesignationFellowship (Per Month)
Junior Research FellowRs. 38,000/- + HRA
Research Associate - IRs. 58,000/- + HRA
Research Associate - IIRs. 61,000/- + HRA
Research Associate - IIIRs. 67,000/- + HRA

The institute may decide the level in which a particular research associate should be placed based on the experience.

How to Apply

Interested candidates must appear for a Walk-in Interview in hybrid mode on 23 February 2026 (Monday) at 03:00 PM. The reporting time for document verification is from 1:00 PM to 2:30 PM. Candidates should bring the completed application form, all original certificates, and self-attested photocopies of relevant certificates to the following venue:

  • Venue: Committee Room (C106), Department of Electronics Engineering, NIT Uttarakhand, Srinagar Campus, Srinagar Garhwal - 246174.

It is strongly urged to send an advance copy of the completely filled application form along with relevant certificates via email to [email protected]. The email subject line should clearly state: "Application for JRF/Research Associate-I/Research Associate- II/ Research Assocaite-III position in C2S project".

Candidates reporting after the scheduled reporting time for document verification will NOT be eligible for the interview. No TA/DA will be paid for attending the Walk-In-Interview.

Official Links

Visit Official Website

Prepare Your Application Documents

🔒 100% Secure & In-Browser: Filling out the application form? Use these free utilities to easily format and compress your uploads. All tools process files locally in your browser—nothing is ever uploaded to our servers.

Advertisement
Join TelegramJoin WhatsApp